ABSTRACT: The LHCb experiment has proposed an upgrade towards a full 40 MHz readout system in order to run between five and ten times its initial design luminosity. The entire Front-End electronics will be upgraded in order to cope with higher sub-detector occupancy, higher data rate and to work in a complete trigger-less fashion. In this paper, we describe a novel way to transmit slow control information to the Front-End electronics, by profiting from bidirectional optical connections and the GBT and GBT-SCA chipset capabilities. The implementation and preliminary validation tests are shown as well.
Conclusion 9
1. The upgrade of the LHCb experiment 1 The LHCb experiment [1] is a high-precision experiment at the LHC devoted to the search for 2 New Physics by precisely measuring its effects in CP violation and rare decays. By applying an 3 indirect approach, LHCb is able to probe effects which are strongly suppressed by the Standard 4 Model, such as those mediated by loop diagrams and involving flavor changing neutral currents. 5 In the proton-proton collision mode, the LHC is to a large extent a heavy flavor factory 6 producing over 100,000 bb-pairs every second at the nominal LHCb design luminosity of . Given that bb-pairs are predominantly produced in the forward or backward 8 direction, the LHCb detector was designed as a forward spectrometer with the detector elements 9 installed along the main LHC beam line, covering a pseudo-rapidity range of 2 < η < 5 well 10 complementing the other LHC detectors ranges. at the FE, which will run fully trigger-less regardless of the DAQ output rate.
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In order to keep synchronicity across the readout system, to control the FE electronics 44 and to distribute clock and synchronous information to the whole readout system, a centralized 45 Timing and Fast Control system (TFC, highlighted in Figure 1 At the FE, the synchronous fast control information are decoded and fanned out by a
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GBT Master per FE board, also responsible to recover and distribute the clock in a deterministic 23 way. The slow control information is relayed to the GBT-SCA chipsets via the GBT Master.
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The GBT-SCA chipset is capable of efficiently distribute ECS configuration data to the FE 25 chips by means of a complete set of buses and interfaces, in a generic way [9] . Monitoring data 26 is sent back on the uplink of the same optical link by following the return path, from the GBT-
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SCA to the Master GBT to the corresponding SOL40. Gen3 bus interfaced to a multi-core PC. 
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Readout Boards TELL40 basically a generic SCA driver via optical links for the BE electronics at the LHC. 
ECS Interface Layer
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In order to access the PC through a PCIe bus, the SOL40 board internally uses an Altera Avalon Read or Write). In the second field, the length of the ECS command in number of bytes for 2 frame boundary definitions and a protocol specific field are inserted. This is followed by Data 3 packets if a write operation is requested. All fields are 32-bit aligned so that the ECS system can 4 transmit a full command as a 32-bit words table. 5 The same ECS command is generated by the firmware core in response to a polling by 6 the ECS. An ECS Reply Memory is dedicated to store the replies to a specific ECS command. It 22 is designed as a RAM structure rather than a FIFO so that the software can access the memory 23 following a mapping of the extended addressing scheme. The ECS can therefore poll a spcific 24 reply based on the previously generated command. 
Protocol Layer
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The GBT-SCA chipset supports a large variety of buses that can be interfaced to FE chips. In The heart of the MAC Layer is a block called FPGA E-Port. This is based on the original 9 E-Port IP Core [9] but with some key differences. The block is made in a device independent 10 way, it does not a backup connection and it is designed without Triple Modular Redundancy as 11 it is to be used in a safe radiation environment. Another additional feature is the possibility of waiting for a response from the 20 corresponding GBT-SCA. Another specific bit in the ECS command is used to tell the core 21 whether to wait for the GBT-SCA to acknowledge the response or simply send the packet a 22 programmable time after, without caring about the acknowledge. It is however necessary to wait 
